Litujeme, společnost nabízející danou pracovní pozici ukončila zveřejnění nabídky na stránce.
Děkujeme za pochopení.
Zobrazit podobné nabídky
Děkujeme za pochopení.
Zobrazit podobné nabídky
Intern ASIC/ FPGA Design
Honeywell, spol. s r.o.
Place of work
Praha 4 - Chodov, Prague
Praha 4 - Chodov, Prague
Contract type
full-time
full-time
Information about the position
Job description, responsibilities and duties
- Candidate will participate on design, verification, integration and test of complex high speed ASICs and FPGAs.
- Candidate will implement design and verification using VHDL or Verilog.
- Candidate will verify the design by generating all necessary testbenches and/or test vectors and simulating with ModelSim.
- Candidate will also target the design to a Xilinx or Actel device using synthesis and Place & Route tools.
Requirements for the employee
Candidates with education suit the position
University education (Bachelor's degree)
Language skills
English - Upper intermediate (B2)
Advertiser
Brief description of the company
Honeywell is a Fortune 100 company that invents and manufactures technologies to address tough challenges linked to global macrotrends such as safety, security, and energy. With approximately 132,000 employees worldwide, including more than 19,000 engineers and scientists, we have an unrelenting focus on quality, delivery, value, and technology in everything we make and do.
Number of employees
500-999 employees
ID: 1939957
Datum zveřejnění: 3.12.2014
2014-12-03
lokalita: Prague Společnost: Honeywell, spol. s r.o.